商品型号： PM7380-PI 库存编号： 81530 热门程度： 品牌： PMC 外形封装： PBGA 生产批号： 00+ 起售数量： 1 参 考 价： 0755-88393056 存货数量： 63 产品简述： 单片，多渠道的hdlc控制器 ,PM7380-PI 免费资料： 下载Datasheet

上为PM7380-PI实物图,点击图片可放大浏览,图片仅供参考!!
实际出货时产品批号可能不同,请电询!!

PM7380-PI简介:FEATURES
Single-chip multi-channel HDLC controller with a 66 MHz, 32 bit Peripheral
Component Interconnect (PCI) Revision 2.1 bus for configuration, monitoring
and transfer of packet data, with an on-chip DMA controller with scatter/
gather capabilities.
Supports up to 672 bi-directional HDLC channels assigned to a maximum of
32 H-MVIP digital telephony buses at 2.048 Mbps per link. The links are
grouped into 4 logical groups of 8 links. A common clock and a type 0 frame
pulse is shared among links in each logical group. The number of time-slots
assigned to an HDLC channel is programmable from 1 to 32.
Supports up to 672 bi-directional HDLC channels assigned to a maximum of
8 H-MVIP digital telephony buses at 8.192 Mbps per link. The links share a
common clock and a type 0 frame pulse. The number of time-slots assigned
to an HDLC channel is programmable from 1 to 128.
Supports up to 672 bi-directional HDLC channels assigned to a maximum of
32 channelised T1/J1 or E1 links. The number of time-slots assigned to an
HDLC channel is programmable from 1 to 24 (for T1/J1) and from 1 to 31 (for
E1).
Supports up to 32 bi-directional HDLC channels each assigned to an
unchannelised arbitrary rate link, subject to a maximum aggregate link clock
rate of 64 MHz in each direction. Channels assigned to links 0 to 2 support a
clock rate of up to 51.84 MHz. Channels assigned to links 3 to 31 support a
clock rate of up to 10 MHz.
Supports three bi-directional HDLC channels each assigned to an
unchannelised arbitrary rate link of up to 51.84 MHz when SYSCLK is running
at 45 MHz.
Supports a mix of up to 32 channelised, unchannelised and H-MVIP links,
subject to the constraint of a maximum of 672 channels and a maximum
aggregate link clock rate of 64 MHz in each direction.
Links configured for channelised T1/J1/E1 or unchannelised operation
support the gapped-clock method for determining time-slots which is
backwards compatible with the FREEDM-8 and FREEDM-32 devices.
For each channel, the HDLC receiver supports programmable flag sequence
detection, bit de-stuffing and frame check sequence validation. The receiver

PM7380-PI 时间:2008-6-24 9:55:00

查看前一个信息　　　　　　　　　　　查看后一个信息

广告：

本公司长期现金收购库存原装电子元件，工厂闲置原装电子料，海外库存电子料，海关罚没原装电子料，有库存或有渠道者请联系。联系QQ:17158 联系电话：13556852729